Creator is a concurrent simulator for design veri cation and fault simulation of large circuits which highly integrates several traditional and innovative techniques. This is achieved by the introduction of a minimal information concept. Traditional techniques derived from previous works are Multiple List Traversal MLT, trigger inhibition, fraternal event processing, list events and clock suppression, whereas the new ideas are function lists and evaluation functions, persistence time, positioning algorithm, evaluation triggering algorithm, combination of Single List Traversal SLT and MLT, and the implementation of transport delay in fault simulation. Generally the concurrent algorithm increases in complexity and the implementations grow in size and lose in performance as soon as higher abstraction levels are added beyond the gate one. To o v ercome this limitation, all the Creator's techniques are not related to a speci c abstraction level, and lead to an intrinsic multilevel concurrent fault simulator. Experimental results are reported to compare Creator with our previous simulator and the state-of-the-art commercial simulator Verifault-XL on several platforms.
Introduction
Accuracy, generality and e ciency are critical factors when fault simulation of VLSI circuits is the target. Concurrent fault simulation 1 2 , is about twenty y ears old and satis es these requirements. Simulation of zero-delay modeled synchronous circuits has been recently addressed with success by new techniques such as single fault propagation 3 and di erential fault simulation 4 . Concurrent, however, is still the only fault simulation technique that can address accurate timing models, asynchronous circuits and multilevel descriptions.
The conventional approach in writing a multilevel concurrent fault simulators are conventionally written by gluing together di erent techniques, each optimized and often limited to a given abstraction level. E ciency is very often achieved by techniques exploiting redundant information: examples are jump tables, zoom words, and mode-code see section 3. Redundant information is stored in a more or less encoded form to remember what has been done, and make future decisions and computations less expensive. When these techniques are merged in a uni ed environment, the resulting implementations lack a modular and extensible structure, grow in size and loose part of the e ciency of the standalone algorithms.
An example of the di culties raised by this approach is provided by the basic algorithm used to traverse lists: the Multiple List Traversal MLT. The Propagation MLT P-MLT has been widely used for gate level fault simulation 5 . However, its employment of the zoom word to store a redundant copy of the input values is incompatible with behavioural simulation, ine cient and often unfeasible, so that the Evaluation MLT E-MLT 5 6 , is needed. Di culties in terms of both e ciency and correctness arise at the boundary between modules described at di erent abstraction levels.
In this paper a minimal information concept is presented, and its e ect on all the algorithms used in a concurrent m ultilevel simulator is described. The major bene t is uni cation at all abstraction levels of the core algorithm, i.e., the list traversing. Other algorithms such as trigger inhibition, fraternal event processing, list events and clock suppression can be easily implemented, and the absence of dishomogeneity b e t w een abstraction levels improves performance.
This has been obtained by designing a generalized and comprehensive E-MLT v ersion that can accommodate all the techniques mentioned above, and also handle high level fault simulation, edge-sensitive inputs, compiledriven evaluation functions, functional fault sources and sophisticated timing model like the one described in 7 . These techniques have been implemented in the concurrent fault simulator Creator, for design veri cation and fault simulation.
Algorithms, implementation techniques and experimental results are compared with the ones of the state-of-the-art concurrent fault simulator Mozart 6 . Performance and memory requirements are also compared with the commercial fault simulator Verifault-XL 9 .
Section 2 recalls some basic concepts about the concurrent simulation algorithm. Section 3 discusses the minimal information concept, i.e., the new unifying principle on which Creator is based. In section 4 and 5 the state representation is revised and generalized, and the persistence time is introduced. Section 6 discusses how concurrent activity is grouped together in Creator. In section 7 Creator's three simulation phases are described and the generalized MLT with the evaluation triggering algorithm is explained. Section 8 discusses Creator's advantages in terms of generality and e ciency of the functional lists. Periodic signals suppression and transport delay are illustrated in sections 9 and 10. In section 11, experimental results are analyzed, and in section 12 some conclusions are drawn.
Concurrent Simulation Terminology
Concurrent e v ent-driven simulation 2 is a consolidated way of handling many simulation experiments at once, as in the case of fault simulation. The key requirement is similarity. If each experiment is only slightly di erent from an arbitrarily chosen reference experiment, then this alone needs complete simulation, and other experiments are only simulated when their behaviour becomes di erent, for instance when faults propagate their e ects.
Dynamic lists are used to handle this di erential representation. The network topology, i.e., the elements and their connections, is represented by a linked data structure. The state of each element is stored in a list of concurrent descriptors, one for the reference experiment, the others for the concurrent ones. Experiments are identi ed by a Concurrent IDentier CID, with the reference experiment shown as CID zero. Concurrent descriptors are ordered by ascending CID in the lists. When a descriptor becomes equal to the reference one it can be converged, i.e., removed from the list. It becomes implicit, since its state is represented by the reference one. If an implicit descriptor becomes di erent from the reference one, it is diverged, and becomes explicit.
At a given time, the state of some related network elements, e.g., a gate and the elements connected to its fanin, is represented by a set of lists. The MLT is the key algorithm for this kind of information.
The Minimal Information Concept
Most known techniques for concurrent fault simulation use redundant information. Examples are jump tables 1 , which replicate large parts of the source code, zoom words, which replicate the data, mode and code 2 , which replicates both.
Zoom words are widely adopted at the gate level. The actual and forecast values of a gate are stored together with the copy of the values on its inputs. A z o o m w ord modi ed by an input change is used to access a zoom table that returns a pointer to the actions to be undertaken. The evaluation time is minimized, but zoom words must be constantly updated.
The tradeo between the saving obtained with redundant information and the cost of keeping it up-to-date must be carefully considered. In general, this approach is only advantageous if limited to essentially permanent or periodic information, and CPU time can be saved at the expense of storage. A similar problem arises in database systems, where indexing is only advantageous if the average number of updates is smaller than the average number of times the information is read.
Redundant information is a critical factor in concurrent simulation, since its modi cation requires list traversal and is thus highly expensive. For example, zoom words must be stored in the concurrent descriptors. P-MLT pre-evaluates the zoom word during the same list traversal in which i t i s updated, but is feasible for gate-level only, and cannot be generalized for higher abstraction levels, since a local copy of the input values must be kept.
The minimal information concept makes use of algorithms that do not require any redundant information. It is, in fact, questionable whether reading the same information in its original place is really more expensive. We will now show that this concept can be used to write very general algorithms as e cient as those based on redundancy.
The State Concept
Strict de nition of the state concept is a major innovation in Creator. The current state of a gate element is often identi ed with its output value, though the copy of the inputs is sometimes considered, whereas its future state is always composed of value and time. In general, the state of an element can be represented by a 3-tuple V C , V F , T F , where V C is the current value, V F is the future value, and T F is the next activation time, i.e., the time at which the element i s s c heduled to change value. Some implementations also used an activity ag to mark the element when it is not scheduled, but this information may be implicitly stored in T F . After the future activity i s processed by conventional techniques and the current v alue is updated, T F may be lost, either by immediate overwriting with a special invalid time value to signal the absence of activity, or the next time the element i s s c heduled.
This is a source of ine ciency, algorithm complexity and problems, especially when accurate timing or complex behavioural models are considered.
In Creator, the state is represented by a 4-tuple V C , T C , V F , T F , where V C , T C represent the current state, and V F , T F the future state. T C , the last transition time, is the time at which the last output change leading to the current v alue occurred, i.e., is the copy o f T F made during the last update. Fig. 1 shows how the state of an AND gate evolves during a simulation.
The whole state information is stored in each concurrent descriptor. This solves all the problems mentioned above, allows accurate timing and, in concurrent simulation, also leads to a very simple and e cient triggering algorithm see section 7.2.2.
In the following, the term active descriptor will denote a descriptor related to an element whose output is scheduled to change for the experiment represented by the descriptor itself. A non-active descriptor is called quiescent. An element is said to be active if it has at least one active descriptor in its list.
Convergences and the Persistence Time
Conventional state representation without the last activation time information is a major problem in concurrent simulation. As soon as a concurrent descriptor changes its output value, its state is compared with the reference one, and the descriptor is converged if they are equal. But if the reference descriptor did not change at the same time, the active concurrent descriptor becomes implicitly and erroneously represented by the quiescent ref-erence descriptor. Two triggering problems arise: useless evaluations may be performed see section 7.2.2, and concurrent transitions may be lost on edge-sensitive inputs.
The triggering inhibition algorithm 10 uses an additional data structure, the obligation list, for the temporary storage of activity information.
Creator's state de nition neatly solves this problem without requiring additional data structure, which w ould violate the minimal information concept. T C is used in the convergence test in conjunction with the other state elds, and an active concurrent descriptor is never converged with a quiescent reference descriptor.
However, after a certain number of simulation steps, the activity information becomes useless. In most cases, the most important being the triggering algorithm, this occurs the next simulation time, but for accurate timing models it may take longer. Creator de nes the persistence time. When this expires, the activity information is considered obsolete, and no longer inhibits convergence. Persistence time is characteristic of each element: it is computed as the maximum time interval, after an output change, during which the connected elements may need to know the last transition time. For example, the persistence time of the output of an element driving the D input of a D ip-op must be at least equal to the setup time of the ip-op to allow setup time violation checking for reference and concurrent experiments. By reading the T C value, the evaluation function of the ip-op is able to verify the stability of the D input.
List Events
In concurrent simulation, several events pending on the same list for the same simulation time are called fraternal events and the list event technique is adopted for their contemporary processing. A list events is an event descriptor related to a dynamic list of concurrent descriptors. It represents the scheduled activity for a set of fraternal events. List events linked to form a data structure called time queue. In Creator, the time queue is implemented by using a time wheel data structure 8 . Creator's list events are a simpli ed version of Mozart's list events 5 6 since the activation list is no longer used.
A Mozart's list event is a 3-tuple E, T, F where E is the element affected by the activity, T is the time and F the number of fraternal events it corresponds to. F is used to stop the list traversal after the last active descriptor has been processed. However, each time a descriptor is scheduled or cancelled, the list event descriptor must be accessed to increment or decrement F. T o e ciently access the descriptor, an additional list, the activation list, linking all the list events related to the same network element, is visited. This, of course, reduces the bene ts of using F.
In Creator, list events are reduced to tuples E, T, since F is nonminimal. Since their descriptors are never modi ed, the activation list is no longer needed. Active lists are completely visited to locate all the active descriptors by looking at their future state.
If all the active descriptors related to a list event return to quiescence before the scheduled time is reached, the list event itself should be cancelled. This situation is illustrated in Fig. 2 , where two fraternal events pending on output C for CID 17 and 19 scheduled at time 2 for time 12 are cancelled at time 7 due to inertial delay. In Creator the two e v ents are represented by a single list event. Since the cancellation of all pending events is not very likely, no special action is taken: the list event is left in the time queue and at time 12 it is retrieved and the list C is visited in the normal way. Since no descriptor is active for time 12 no other action is taken and the event i s simply discharged.
The activation list is replaced by t w o new optimization algorithms that do not require any additional data structure: new activity collapsing and duplicated list events ltering. The former occurs during the postprocessing phase see section 7.3, and consists of scheduling a single list event for each group of descriptors that must change at the same time. This does not prevent t w o list events created at di erent times and scheduled for the same time from coexisting for the same element. A gate with asymmetrical delay i s a t ypical example of this. Filtering of these duplicated list events takes place during the update phase see section 7.1. By keeping track of the simulation time of the last list event retrieved for each element, any other duplicated list event can be immediately discharged without traversing the list.
It should be noted that list events and related concurrent descriptors contain the same time information T and T F . H o w ever this does not contradict the minimal information concept, since the events and the descriptors belong to di erent contexts: the time queue and the data structure representing the network state. Time is the most natural key for building the one-to-many relation between them see g. 3. Any other solution would be more expen-sive.
Simulation Phases
In a logical simulator simulation requires several phases, the most common being update of the active elements and evaluation of elements subject to activity propagation. These phases generally consist of one or two passes 1 , depending on how zero-delay elements are handled.
In the One Pass approach, an element i s e v aluated as soon as one of its inputs is updated. This causes useless evaluations when more than one input changes at the same simulation time. In the Two P ass approach, the number of useless evaluations is reduced by postponing evaluation until all the pending events have been processed.
The Levelized Two-Pass LTP simulation algorithm 5 adopted in Creator orders zero-delay elements by levels and thus eliminates useless evaluation. This levelizing establishes a partial order so that the value of an element at a given time is solely dependent on the values of elements having a lower level.
LTP simulation in Creator consists of three phases: update, evaluation and postprocessing. Fig. 4 shows the simulation cycle and how the Creator's modules interact.
The Update Phase
The update phase is driven by the events retrieved from the time queue: its main purpose is to change the value of the active descriptors. In Creator, it consists of a Single List Traversal SLT of the active list. No other list is traversed, since no redundant information is stored.
The SLT and the simpli ed list events make fraternal event processing very natural and e cient. This technique updates all the active descriptors on a list related to a set of fraternal events during the same traversal. List events represent the fraternal events with a single descriptor and are obviously an advantage. The rst list event extracted from the time queue for a given element at the current simulation time triggers a visit of the list.
All the descriptors scheduled for the current simulation time on the list are updated, i.e. V F is copied into the V C eld, the current time is copied into the T C eld, and the T F eld is marked unscheduled. The list itself is also agged as updated at time T", thus allowing immediate discharging of any replicated list event for the same list at time T.
This approach is better than random access to active descriptors for two reasons: its coding in a highly optimized form is simpler and does not require the building and visiting of an additional list containing the pointers to the active descriptors.
During the SLT, concurrent descriptors whose persistence time has expired are tested for convergence, and possibly converged.
After each S L T, if at least one concurrent descriptor has changed state, all the elements and therefore their lists whose values depend on the updated list must be enqueued for evaluation, ordered by levels. For example, in gate level simulation all the elements connected to the fanout are enqueued.
The Evaluation Phase
When a list is retrieved from the evaluation queue, the future state must be computed for each descriptor involved in the new activity. The Evaluation MLT algorithm is used for this purpose g. 5. Its two basic functions are mlt positioning and mlt evaluation triggering namely location of the sets of homogeneous descriptors explicit or implicit representing the experiment t o b e e v aluated, and triggering of evaluation, diverging descriptors if needed.
The Positioning Algorithm
Since no redundant information is stored, the input values of an element are unknown to the element itself. Therefore all the fanin descriptors, i.e., the concurrent descriptors belonging to the fanin elements, must be accessed to evaluate the element. Due to the di erential representation of the concurrent experiments, they may be implicit or explicit; if implicit, the reference descriptor must be used. After each e v aluation, another set of descriptors belonging to the next concurrent experiment t o b e e v aluated must be accessed. The process terminates when the end of all the lists is reached.
To solve this positioning problem, the algorithm shown in Fig. 6 is used. Two v ectors of pointers are needed: Eval Vector and Traverse Vector. The former contains pointers to the descriptors currently used to evaluate the element, the latter to the next descriptors on the lists.
The positioning algorithm is On, where n is the number of lists involved in the MLT. The use of an additional data structure, the Obligation List, has been proposed 10 . This is a list of special descriptors sorted by CID pointing to the next state descriptor to be processed on each list. A constant time is needed to reach the next CID. An average On complexity, h o w ever, is required to keep the obligation list ordered, and a worst case complexity o f O n 2 when all descriptors are explicit for a given experiment.
It should be noted that more than one output list can be processed. This not only allows multi-output elements and elements with an internal state di erent from the output, but is also very important when the data size of an element is too wide to be stored in a single descriptor e.g., a vector. The data can be split and stored on additional lists, to be evaluated in the same MLT. These lists do not di er from those considered so far. Only the user interface and the evaluation functions must be aware of the split. A simpler and more e cient code can thus be written for MLT and related functions.
In fault simulation of a typical digital circuit, most concurrent experiments are completely implicit on both the fanin and the output lists for a given element due to the locality of the fault e ects. It should thus be noted that they are not located by the positioning algorithm and follow the evolution of the reference experiment.
Evaluation Triggering Algorithm
Useless evaluations must be avoided during MLT . A t ypical case occurs when activity does not involve a n y reference descriptors, and therefore only a few concurrent experiments must be evaluated. This is achieved by using the extended state stored in the descriptors. Before starting the evaluation of an experiment, T C of each fanin descriptor is compared with the current simulation time g. 7. The evaluation is only triggered if at least one transition time is equal to the current time. In other words, T C is used as an activity ag", with the advantage that it is automatically updated at zero cost when the global simulation time is incremented.
If the concurrent experiment has an explicit descriptor on the output list, the evaluated value is stored there; if not, a divergence may be needed to provide one. The most obvious example is evaluation of the concurrent experiment. A less trivial case occurs when the reference descriptor is evaluated, whereas the concurrent experiment is implicit on the output list and quiescent, i.e. when quiescent concurrent descriptors are explicit on all the input lists where the reference ones are active. The reference descriptor on the output list modi ed by the evaluation function no longer represents the concurrent one, and a copy of the old reference descriptor must be diverged to ensure that the future activity of the reference experiment will not a ect the concurrent one.
This trigger activation technique is simpler and more e cient than trigger inhibition 10 , which assumes all the descriptors requiring evaluation, and activates special algorithms to identify those not involved by the activity.
An important advantage is that trigger activation combined with the positioning algorithm does not need any special action in the case of activity of the reference descriptors. Some simulators, such as Mozart, have di erent MLT procedures, and distinguish concurrent-only" and reference and concurrent" activity. In Creator, the active reference descriptor is selected by the positioning algorithm when the concurrent one is implicit, and the triggering algorithm activates the evaluation by looking at its T C eld, irrespective o f whether it is reference or concurrent.
Models often require edge sensitive inputs, e.g., clock input of ip-ops. This can be easily done by using T C without changing the general algorithm. The only di erence is that the activity on the non-triggering inputs is ignored. Moreover, T C can be used for detailed timing analysis, setup and hold time checks, etc.
Creator has also been used to simulate VHDL descriptions in combination with the Retargetable VHDL Code Generator RVCG produced by CAD Language Systems, Inc., CLSI 13 . The triggering algorithm has been extended to accommodate the concept of VHDL processes, since they may contain wait statements that only sensitize themselves on a dynamic subset of the fanin signals. A dynamic sensitizing list is used to keep track o f the triggering inputs at a given time. This approach is compatible with concurrent fault simulation, when many concurrent copies of a process may be suspended on di erent w ait statements, since each concurrent descriptor of a process has its own sensitizing list.
E-MLT Example
Fig. 8 will be used as a simple example to show h o w Creator's E-MLT proceeds. Initially, the pointers in Eval Vector address the reference descriptors on lists L1, L2 and L3, whereas Traverse Vector points to the descriptors 17 on L1 and L3, and to the end of list L2. The reference experiment is then evaluated and the result 1 is stored as an evaluated value in the reference descriptor of L3. Its scheduling is assigned to the postprocessing phase described in the next section. The positioning algorithm then moves the pointers in Eval Vector to descriptors 17 on list L1 and L3 and those in Traverse Vector to descriptor 19 on L1 and 21 on L3. Dashed descriptor 19 is not yet present, as explained later. The evaluation for experiment 17 is not triggered, since the descriptor on list L1 is quiescent. The next evaluated experiment is 19, for which the input descriptors are 19 on L1 and reference on L2. Since 19 is not in uenced by the reference activity and is implicit on the output list L3, and since the reference descriptor has been evaluated, the dashed descriptor on L3 must be diverged. The last evaluation is for experiment 21 triggered by the explicit active descriptor on L1. The evaluated value 0 is stored in descriptor 21 on L3.
The Postprocessing Phase
After a new value has been computed by a n e v aluation function, it must be considered together with the state of the evaluated descriptor to decide if, and for what time, new activity m ust be generated. This is the postprocessing phase, and requires an independent S L T. Merging it with the evaluation phase is possible, but would be more expensive, since MLT uses vectors of pointers. This data structure is ine cient for SLT, which needs only a few pointers that can be allocated in the CPU registers. Moreover, since the whole list is visited, all the descriptors that become active for the same time can be scheduled using the same list event. To allow an independent S L T t o perform the postprocessing phase, in Creator the results of the evaluations are stored in a special eld of the descriptors, used as the data bu er" between the evaluation and the postprocessing phase.
Convergences are again performed during the postprocessing phase as in the update phase. In both cases, in fact, the state of the descriptors is modi ed: current state during update, future state during postprocessing.
Evaluation Functions, Fault Sources and Function Lists
Element e v aluation in Creator is based on the evaluation functions. They can be written in a very general way thanks to the positioning algorithm, which collects in the Eval Vector the addresses of the input data and the output storage locations. These functions can be hand-written, e.g., for built-in primitives, can load user de ned primitives precompiled in a table either combinational or sequential, or can be automatically generated by the network compiler. The last case is particularly useful for the behavioural level. The RVCG, for example, starting from the VHDL description, generates C evaluation functions for the execution of VHDL processes.
In Creator, evaluation functions can give a delay time as a result in addition to the output value. The delay is used during the postprocessing phase to schedule the future activity. Its dynamic computation is needed for behavioural descriptions and when accurate timing models are used.
The evaluation functions have been considered so far in relation to the network elements, and thus as representing the behaviour of the element i n a generic experiment either reference or concurrent. Conventional concurrent fault simulators regard this behaviour as constant" along the list, and delegate insertion of faults and observations to special descriptors on the lists e.g., fault sources, observers. Creator, on the contrary, uses a more general approach: the function lists.
A function list is composed of function descriptors that can be either implicit or explicit, and contain pointers to the evaluation functions. Function lists are traversed during MLT together with the other lists. Fig. 10 shows the function list for the NAND gate of Fig. 9 .
The positioning algorithm involves the function list as well as the lists containing the state of the elements. The function pointed by the function descriptor addressed by Eval Vector is used for evaluation. If, for the concurrent experiment being evaluated, the element is a ected by a fault, an explicit function descriptor is found, and a behaviour other than the reference behavior will result due to the di erent e v aluation function called. By contrast, the reference function descriptor is used when evaluating a fault e ect on a fault-free element.
Function lists o er a more exible and elegant approach than the fault source descriptors used in conventional fault simulators to inject faults, which store in the zoom word the stuck-at value in the position corresponding to the faulty pin. Special actions are undertaken when fault sources are encountered during simulation: in particular, the faulty v alue is never overwritten by propagating activity, the descriptor is never converged, and, if the faulty pin is the output one, it is never evaluated. Fault sources increase the complexity of the program, and their use is limited to stuck-at faults. Neither faults a ecting complex functions functional faults nor timing faults can be modeled.
It is evident from g. 10 that only the fault-free elements reference and CID 1 follow the two-inputs NAND gate behaviour, whereas faulty b ehaviours are modeled by di erent functions. The possibility of describing faults to the simulator by using functions greatly extends the fault modeling capability of the system. For example, timing faults can be easily modeled as dynamic computation of the delay that is possible during the evaluation phase. Moreover, function lists allow the application of the concurrent technique to problems other than fault simulation concurrent good simulation 15 , since function descriptors are not limited to the stuck-at fault representation.
Several others advantages stem from the function lists. The absence of special descriptors, such as fault sources and observers, simpli es and speeds up the SLTs and the MLT, since no special cases for their management m ust be considered. Moreover, if the state of a concurrent descriptor becomes equal to the reference one, it can be converged see CID 3 in g. 10, whereas the conventional fault sources and observers are always explicit and so increase the average length of state lists.
Clock Suppression
Periodic signals, such as the clock, produce very high activity. In most synchronous circuits, they drive edge-sensitive inputs of memory elements, such as D ip-ops. Most of the evaluations triggered by the clock activity are useless because they do not produce any output modi cation since the D input is stable or the edge is the non-triggering one. The latter factor alone can reduce the number of ip-op evaluations by 50.
Periodic signals have a predictable behaviour which can be exploited to avoid the explicit propagation of each transition. Implementation of a periodic signal suppression algorithm based on Creator is described in 14 . Specialized update functions observe the last few transitions of critical elements, such as ip-ops, in an attempt to identify periodic patterns. If they succeed, a special value describing the periodic signal, called the P value, is propagated. A P value is stable as long as the periodicity of the pattern remains unchanged. The period T and a list of pairs R i , F i , representing the rise and fall transition times within T, are associated with each P v alue. Modi ed gate-level evaluation functions can handle P as input, and can also combine several P values into a new output P. This is done by explicitly simulating all the input transitions represented by t h e P v alues for a time equal to the least common multiple of their periods. In large synchronous circuits, a speed-up of two orders of magnitude may b e a c hieved 14 .
Transport Delay
Gate level elements can often be modeled with inertial delay. This is intrinsic in the two-pass algorithm and accounts for its large di usion in conventional simulators. Unfortunately, higher abstraction levels and VHDL simulation also require transport delay.
Handling transport delay is di cult because an unpredictable number of events can be enqueued for the same element, and su cient room for the whole set of future state cannot be pre-allocated in the concurrent descriptors. Moreover, the time queue is inappropriate for the storage of future values since it contains events which represent the activities on a whole list. In Creator, descriptors belonging to transport delay elements have a list of future state. This reduces the homogeneity of the data structure. However, most kernel functions do not use the future state and can be shared among the delay models. Future state representation, on the other hand, must be taken into account when updating or scheduling the descriptors. Specialized versions of each simulation phase have been devised to avoid the overhead of nding out which delay model is associated with the element being processed. This is useful not only for transport delay, but also for the e cient handling of other special models, such as zero or symmetrical delay models. The topological data structure of each element contains three pointers to functions that implement the three simulation phases. With this method, the simulation functions specialized for the model of the element are automatically activated at the cost of only three deferred addressings.
Functions specialized for transport delay elements never attempt to con-verge active descriptors. A necessary prerequisite for a successful convergence test is that for the reference and concurrent descriptors all the future events are equal. This is not very likely, and complete comparison would be very expensive.
Creator has been extended to handle a mixed inertial transport and a charge delay model 16 at the University of Colorado at Boulder.
Experimental Results
Some experimental results are reported in Tab. 2, 3, and 4. Tab. 1 shows the characteristics of the circuit used.
The rst and second circuits are ring oscillator zero-delay and unit delay respectively. The performance of a simulator on a ring oscillator is generally an important item, because it is a measurement of the e ciency of the simulator in event handling. The evaluation cost is minimum, as the circuit is composed of only inverters and bu ers, and the evaluation e ciency is maximum, as a new event is generated after each e v aluation. The activity propagation cost is also minimum, since the average fanout is exactly one. For the same reasons, however, the performance of a simulator on a ring oscillator or on any kind of arti cial" network cannot be reported as a meaningful performance on real circuits.
The rst of the remaining four circuits C6288 has been taken from the ISCAS combinational benchmark set 11 ; the other three from the sequential set 12 .
Creator's speed parameters are number of events and evaluations per second for fault-free simulation and number of list events levt and list evaluations levl per second for fault simulation. Three types of experiments are reported: the impact of the computer architecture on Creator's performance, the performance comparison between Creator and Mozart in both fault and fault-free simulation, and performance and memory requirements in fault simulation between Creator and Verifault-XL. The performance of Creator running on di erent computer architectures is illustrated in Tab. 2. The Gnu C++ compiler and its DOS Extender have been used for the MS DOS environment, whereas the standard compilers have been used for the other architectures.
The performance of Creator and Mozart, both running on a VAX 6200 under the VMS operating system, is compared in Tab. 3. It is important to notice that all the circuits are described at the gate level. It must be recalled that Creator uses only user-writable C-language evaluation functions which, in the experiments run, represent the behavioral model of the gate elements. Mozart, like most simulators, simulates these elements with built-in procedures and or truth table, and therefore the gate level is its the best case.
Moreover, Mozart does not provide any periodic signal suppression, and therefore the results for Creator running with the clock suppression disabled are also reported. Nevertheless, Creator is generally faster than Mozart. The most important point i n a n y case is that the generality of the Creator's architecture ensures that, when simulating higher abstraction levels, only the evaluation cost is increased due to the increased complexity of the evaluation functions. The source code of the Mozart's kernel is more than 10 times larger than the Creator kernel.
The performance and memory requirements of Creator and Verifault-XL are compared in Tab. 4. Data in the table are graphically reported in Fig. 11 and Fig. 12 . To make homogeneous the comparison between the di erent circuits, in the gures data are normalized and plotted in a logarithmic scale 
Conclusions
A new generalized approach for concurrent fault simulation has been presented. All the key topics have been reviewed in the light of a new principle: minimal information. Creator, an innovative concurrent fault simulator, has also been described, and its implementation has been discussed in detail. It is based on an advanced implementation of the Multiple List Traversal completely independent of the abstraction levels of the network elements, and comprises the most important techniques for concurrent simulation, strictly integrated without overheads.
Experimental results have been reported to compare Creator, Mozart and Verifault-XL. They show that a simulation algorithm based on the minimal information concept can lead to a simple and clean implementation that is competitive with state-of-the-art fault simulators and that satis es require-ments of generality and accuracy.
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